

# Verilog Synthesis

Summer School on Generative and Transformational  
Techniques in Software Engineering, 2005

# Outline

- 1 A Quick Tutorial on TL
- 2 Overview of a Synthesis Problem
- 3 Design and Implementation

# The Signature of a Rewrite Rule

## Definition

From the perspective of type, a labelled rewrite rule has the form:

$$id : pattern \rightarrow s^n \text{ [ if Boolean ]}$$

- the type **id** is the set of identifiers
- the type **pattern** is the set of **parse expressions** over a given grammar
- the type  $s^n$  is the set of **strategies** of order  $n$
- the Boolean condition is optional

# The Signature of a Rewrite Rule

## Definition

From the perspective of type, a labelled rewrite rule has the form:

$$id : pattern \rightarrow s^n \text{ [ if Boolean ]}$$

- the type **id** is the set of identifiers
- the type **pattern** is the set of **parse expressions** over a given grammar
- the type  $s^n$  is the set of **strategies** of order  $n$
- the Boolean condition is optional

# Parse Expression : Pattern

## Definition

A **parse expression** is a notation for describing parse trees (concrete syntax trees). Parse expressions are of type **pattern**.

- Let  $G = (N, T, P, S)$  denote a context-free grammar.
  - $A_{id}$  is a parse expression if  $A \in N$ . In the context of matching, the parse expression  $A_{id}$  is a variable quantified over the set  $\{\alpha \mid A \xrightarrow{*}_G \alpha \wedge \alpha \in T^*\}$
  - $A[\alpha']$  is a parse expression if  $A \xrightarrow{\dagger}_G \alpha$ . The parse expression  $A[\alpha']$  is quantified over the set  $\{\beta \mid A \xrightarrow{\dagger}_G \alpha \xrightarrow{*}_G \beta \wedge \beta \in T^*\}$

# Parse Expression : Pattern

## Definition

A **parse expression** is a notation for describing parse trees (concrete syntax trees). Parse expressions are of type **pattern**.

- Let  $G = (N, T, P, S)$  denote a context-free grammar.
  - $A_{id}$  is a parse expression if  $A \in N$ . In the context of matching, the parse expression  $A_{id}$  is a variable quantified over the set  $\{\alpha \mid A \xrightarrow{*}_G \alpha \wedge \alpha \in T^*\}$
  - $A[\alpha']$  is a parse expression if  $A \xrightarrow{\dagger}_G \alpha$ . The parse expression  $A[\alpha']$  is quantified over the set  $\{\beta \mid A \xrightarrow{\dagger}_G \alpha \xrightarrow{*}_G \beta \wedge \beta \in T^*\}$

# Parse Expression Examples

stmtS	::=	stmt stmtS   ()
stmt	::=	blocking_assign ";"   par_block   ...
par_block	::=	"fork" stmtS "join"
blocking_assign	::=	lvalue "=" E
lvalue	::=	...
E	::=	id   ...
...		

```

stmtS1
stmtS[stmt1 stmtS1]
stmtS[blocking_assign1; stmtS1]
stmtS[lvalue1 = E1; stmtS1]
stmtS[lvalue1 = E1;]
stmtS[stmt1 stmt2 stmt3 stmt4]
  
```

# Strategic Expression: Strategy

## Definition

A **strategic expression** is an expression whose evaluation yields a **strategy**. A strategic expression of order  $n$  has type  $s^n$ .

- $s^0$  = a pattern
- $s^{n+1} = lhs \rightarrow s^n$
- $s^1$  is a **first-order strategy**
- $s^2$  is a **second-order strategy**
- $s^n$  where  $n > 1$  is a **higher-order strategy**
- the result of applying a strategy of type  $s^{n+1}$  to a tree  $t$  is a strategy of type  $s^n$



# Strategic Expression: Strategy

## Definition

A **strategic expression** is an expression whose evaluation yields a **strategy**. A strategic expression of order  $n$  has type  $s^n$ .

- $s^0 =$  a pattern
- $s^{n+1} = lhs \rightarrow s^n$
- $s^1$  is a **first-order strategy**
- $s^2$  is a **second-order strategy**
- $s^n$  where  $n > 1$  is a **higher-order strategy**
- the result of applying a strategy of type  $s^{n+1}$  to a tree  $t$  is a strategy of type  $s^n$

# An Example of a First-Order Strategy

wrap: `stmt [ blocking_assign1; ]` → `stmt [ fork blocking_assign1; join ]`

<code>stmtS</code>	<code>::=</code>	<code>stmt stmtS   ()</code>
<code>stmt</code>	<code>::=</code>	<code>blocking_assign “;”   par_block   ...</code>
<code>par_block</code>	<code>::=</code>	<code>“fork” stmtS “join”</code>
<code>blocking_assign</code>	<code>::=</code>	<code>lvalue “=” E</code>
<code>lvalue</code>	<code>::=</code>	<code>...</code>
<code>E</code>	<code>::=</code>	<code>id   ...</code>
<code>...</code>		

# An Example of a Second-Order Strategy

propagate: blocking\_assign[ id<sub>1</sub> = E<sub>1</sub> ] → E[ id<sub>1</sub> ] → E<sub>1</sub>

stmtS	::=	stmt stmtS   ()
stmt	::=	blocking_assign “;”   par_block   ...
par_block	::=	“fork” stmtS “join”
blocking_assign	::=	lvalue “=” E
lvalue	::=	...
E	::=	id   ...
...		


# Constructing Strategies

## Definition


**Combinators** are operators that can be used to construct strategies

Symbol	Description	Example
$\leftarrow +$	left-biased choice	$S_1 \leftarrow + S_2$
$+ \rightarrow$	right-biased choice	$S_1 + \rightarrow S_2$
$\leftarrow ;$	left-to-right sequential composition	$S_1 \leftarrow ; S_2$
$; \rightarrow$	right-to-left sequential composition	$S_1 ; \rightarrow S_2$
<i>transient</i>	a unary combinator	<i>transient(s)</i>
<i>hide</i>	a unary combinator	<i>hide(s)</i>


# A Bottom-up Left-to-right(BUL) Generic Traversal




# A Top-down Left-to-right(TDL) Generic Traversal



# TDL Traversal from a Strategic Perspective




# TD Traversal from a Strategic Perspective





# First-Order Strategy Application





## Definitions of Some First-Order Traversals

**def BUL s** = all\_thread\_left(BUL{s}) <; s

**def TDL s** = s <; all\_thread\_left(TDL{s})


**def Special\_TD s** = (par\_block<sub>1</sub> → TDL{s})(par\_block<sub>1</sub>)  
<+  
all\_broadcast(Special\_TD{s})

# Higher-Order Strategy Application




⋮

⋮



# Higher-Order Strategy Composition



# A Taxonomy of Some Generic Higher-Order Traversals

Traversal	bottom-up	top-down	left-to-right	right-to-left	$\oplus$
<i>rcond_tdl</i>		✓	✓		+>
<i>rcond_tdr</i>		✓		✓	+>
<i>lcond_tdl</i>		✓	✓		<+
<i>lcond_tdr</i>		✓		✓	<+
<i>rcond_bul</i>	✓		✓		+>
<i>rcond_bur</i>	✓			✓	+>
<i>lcond_bul</i>	✓		✓		<+
<i>lcond_bur</i>	✓			✓	<+
<i>lseq_tdl</i>		✓	✓		<;
<i>lseq_tdr</i>		✓		✓	<;
<i>lseq_bul</i>	✓		✓		<;
<i>lseq_bur</i>	✓			✓	<;

# Verilog Synthesis

# An Overview of Verilog

- Verilog is a hardware hardware description language (HDL)
- Verilog has a C-like syntax
- Verilog has constructs to describe parallel computation and sequential computation
  - The items in a module execute in parallel (e.g., *continuous assignment* statements and *always* statements)
  - Blocks of the form `[[begin ... end]]` execute the statements in their bodies in sequential order
  - Blocks of the form `[[fork ... join]]` execute the statements in their bodies in parallel

# An Overview of Verilog

- Verilog is a hardware hardware description language (HDL)
- Verilog has a C-like syntax
- Verilog has constructs to describe parallel computation and sequential computation
  - The items in a module execute in parallel (e.g., *continuous assignment* statements and *always* statements)
  - Blocks of the form `[[begin ... end]]` execute the statements in their bodies in sequential order
  - Blocks of the form `[[fork ... join]]` execute the statements in their bodies in parallel



# An Overview of Verilog

- Verilog is a hardware hardware description language (HDL)
- Verilog has a C-like syntax
- Verilog has constructs to describe parallel computation and sequential computation
  - The items in a module execute in parallel (e.g., *continuous assignment* statements and *always* statements)
  - Blocks of the form `[[begin ... end]]` execute the statements in their bodies in sequential order
  - Blocks of the form `[[fork ... join]]` execute the statements in their bodies in parallel

# An Overview of Verilog

- Verilog is a hardware hardware description language (HDL)
- Verilog has a C-like syntax
- Verilog has constructs to describe parallel computation and sequential computation
  - The items in a module execute in parallel (e.g., *continuous assignment* statements and *always* statements)
  - Blocks of the form `[[begin ... end]]` execute the statements in their bodies in sequential order
  - Blocks of the form `[[fork ... join]]` execute the statements in their bodies in parallel

# An Overview of Verilog

- Verilog is a hardware hardware description language (HDL)
- Verilog has a C-like syntax
- Verilog has constructs to describe parallel computation and sequential computation
  - The items in a module execute in parallel (e.g., *continuous assignment* statements and *always* statements)
  - Blocks of the form `[[begin ... end]]` execute the statements in their bodies in sequential order
  - Blocks of the form `[[fork ... join]]` execute the statements in their bodies in parallel

# An Overview of Verilog

- Verilog is a hardware hardware description language (HDL)
- Verilog has a C-like syntax
- Verilog has constructs to describe parallel computation and sequential computation
  - The items in a module execute in parallel (e.g., *continuous assignment* statements and *always* statements)
  - Blocks of the form `[[begin ... end]]` execute the statements in their bodies in sequential order
  - Blocks of the form `[[fork ... join]]` execute the statements in their bodies in parallel

# Synthesis Goals

## Goal

*Develop a transformation-based synthesis system that removes sequential computation from Verilog programs*

## Goal

*Construct a transformation whose manipulations are guided by correctness-preserving algebraic laws*

# Synthesis Goals

## Goal

*Develop a transformation-based synthesis system that removes sequential computation from Verilog programs*

## Goal

*Construct a transformation whose manipulations are guided by correctness-preserving algebraic laws*

## Synthesis Example: Source

```
module example (out1, out2, in, cs );  
input in;  
output out1, out2;  
always@(*) begin  
    out1 = !cs;  
    ns = out1;  
    out2 = !out1 || c2;  
    if (cs ==0) out2 = !out1;  
    else ns = 0;  
  
end  
endmodule
```

## Intermediate Form

```
module example(out1, out2, in, cs);  
input in;  
output out1, out2;  
always@(*) begin
```

```
fork out1 = !cs; ns = ns; out2 = out2; join  
fork ns = out1; out1 = out1; out2 = out2; join  
fork out2 = !out1 || c2; out1 = out1; ns = ns; join  
if ( cs == 0 ) fork out2 = !out1; out1 = out1; ns = ns; join  
else fork ns = 0; out1 = out1; out2 = out2; join
```

```
end  
endmodule
```



# Target

```
module example(out1, out2, in, cs);  
input in;  
output out1 , out2;  
always@(*) begin
```

```
    fork  
        ns = (cs == 0) ? !cs : 0;  
        out1 = (cs == 0) ? !cs : !cs;  
        out2 = (cs == 0) ? !!cs : !!cs || c2;  
    join
```

```
end  
endmodule
```

## Law

*Parallel assignment completion.*

$$(x, y, \dots := e, f, \dots) = (x, y, \dots, z := e, f, \dots, z)$$

## Law

*Parallel assignment reordering.*

$$(x, \dots, y, z, \dots := e, \dots, f, g, \dots) = (x, \dots, z, y, \dots := e, \dots, g, f, \dots)$$

## Law

*Parallel assignment constant propagation.*

$(\vec{v} := g; \vec{v} := h(\vec{v})) = (\vec{v} := h(g))$  where  $\vec{v}$  is an assignment state.

## Law

*Conditional constructor elimination.*

$((\vec{v} := g) \triangleleft c \triangleright (\vec{v} := h)) = (\vec{v} := (g \triangleleft c \triangleright h))$

# A Verilog Grammar Fragment

modulee	::=	module module_id “;” m_item_0orMore endmodule
m_item_0orMore	::=	module_item m_item_0orMore   ()
module_item	::=	continuous_assign   always_stmt   ...
continuous_assign	::=	“assign” lvalue “=” E “;”
always_stmt	::=	“always” stmt
stmtS	::=	stmt stmtS   ()
stmt	::=	blocking_assign “;”   seq_block   par_block   ...
seq_block	::=	“begin” stmtS “end”
par_block	::=	“fork” stmtS “join”
blocking_assign	::=	lvalue “=” E
...		

# Transformations yielding Assignment Normal Form

**synthesize:** BUL{ wrap <; Law1 } <; BUL{ Law3 <; Law4 }

**wrap:** stmt[[ blocking\_assign<sub>1</sub>; ]]  
→  
stmt[[ fork blocking\_assign<sub>1</sub>; join ]]

**Law1:**  $\text{modulee}_0$   
 $\rightarrow$   
 $\text{Special\_TD}\{\text{lseq\_bul}\{\text{make\_total}\}\}(\text{modulee}_0)$

**make\_total:**  $\text{blocking\_assign}\llbracket \text{id}_1 = E_1 \rrbracket \rightarrow \text{transient}(\text{check}[\text{id}_1] <+ \text{add}[\text{id}_1])$

**check:**  $\text{id}_1 \rightarrow \text{stmtS}\llbracket \text{id}_1 = E_2 ; \text{stmtS}_3 \rrbracket \rightarrow \text{stmtS}\llbracket \text{id}_1 = E_2 ; \text{stmtS}_3 \rrbracket$

**add:**  $\text{id}_1 \rightarrow \text{stmtS}\llbracket \rrbracket \rightarrow \text{stmtS}\llbracket \text{id}_1 = \text{id}_1 ; \rrbracket$

**Law3:**  $\text{stmtS}[\text{par\_block}_1 \text{ par\_block}_2]$   
 $\rightarrow$   
 $\text{BUL}\{\text{lseq\_tdl}\{\text{propagate}\}[\text{par\_block}_1]\}(\text{stmtS}[\text{par\_block}_2])$

**propagate:**  $\text{blocking\_assign}[\text{id}_1 = E_1] \rightarrow E[\text{id}_1] \rightarrow E_1$

**Law4:**  $\text{stmt}[\text{if} ( E_1 ) \text{stmt}_1 \text{ else } \text{stmt}_2]$   
 $\rightarrow$   
 $\text{BUL}\{ \text{lseq\_bul}\{ \text{convert}[E_1] \}\{\text{stmt}_1\} \}(\text{stmt}_2)$

**convert**  $E_0$   
 $\text{blocking\_assign}[\text{id}_1 = E_1]$   
 $:$   
 $\text{blocking\_assign}[\text{id}_1 = E_2]$   
 $\rightarrow$   
 $\text{blocking\_assign}[\text{id}_1 = ( E_0 ) ? E_1 : E_2]$



# Result Summary

```
out1 = !cs;  
ns = out1;  
out2 = !out1 || c2;  
if (cs ==0) out2 = !out1;  
else ns = 0;
```

⇒

```
fork  
  ns = (cs == 0) ? !cs : 0;  
  out1 = (cs == 0) ? !cs : !cs;  
  out2 = (cs == 0) ? !!cs : !!cs || c2;  
join
```

# For Further Reading I



J. Kyoda and H. Jifeng

Towards an Algebraic Synthesis of Verilog

Technical Report, UNU/IIST Report No. 218, 2001.



V. L. Winter and M. Subramaniam

Dynamic Strategies, Transient Strategies, and the Distributed Data Problem.

*Science of Computer Programming (Special Issue on Program Transformation)*, 52:165–212, Elsevier, 2004.



V. L. Winter

Strategy Construction in the Higher-Order Framework of TL.

*Electronic Notes in Theoretical Computer Science (ENTCS)*, 124(1), 2004